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RATE AUGMENTED DIGITAL-TO-ANALOG SUMMARY OF THE ENVENTION 
CONVERTER In accordance with a principle of this invention, a rate a:ig- 
BACKGROUND OF THE INVENTION mented digital-to-analog converter for con~puted tinnc-depsn- 
5 dent functions is provided. The converter produces a sa.noo1.h m e  increasing complexity of simulation studies has function signal by digitally incrernenting function 
produced, in certain critical computations, requirements for samples at a rate proportional to the predicted hnctional 
high  recision which have been met by the use of digital CQm- change over each sample interval. nkne output of the converter 
Puters. m e  aerospace field is an example of a field  here the is a continuously converted analog voltage which is. in effect, 
increasing complexity of simulation studies has resulted in the 15 the sum of a linear ramp and the function sa,npie. 
requirement for high precision computations. Precise samples 1, accordance with a further principle of this in\/eneioc, 
of the timedependent solutions of the simulation equations the start of each discrete time interval the digibl datz S O ~ ~ C I :  
are obtained at discrete intervals, the duration of the intervals furnishes two quantities to the convener. The first quantity is 
is in part determined by the time required to execute the en- the value of the fundon at that fme and the second quantilg 
tire solution of a Set of simulation equations. Whenever a part 15 is the predicted change in the function. The predicted change 
of the simulation must remain in a continuous domain, the in the function is obtained by solving a seiec~led nth-order ex- 
digital computer must be operated in conjunction with either trapolation equation. During the sample interval, the function 
an analog computer or analog control equipment. One of the value is digitally incrernented at a rate propoaliosat to the pre- 
problems that arises in such a simulation is the conversion of dicted change concurrent with a continuous conre~sio~: 09 the 
the quantity obtained from the digital computer at discrete in- 20 result to an analog voltage. 
tervals into accurate, continuous functions in real time. It will be appreciated from the foregoing descniption d the 
One prior art apparatus for shifting from a digital domain to invention that a rate augmented digital-t.o-mdog c'ocxiertcr is 
an analog domain is a zero-order-hold, digital-to-analog con- provided. The invention overcomes the problems sf the prior 
verter system wherein the value of one sample is held until the art by digitally incrementing a sample sigma in accorda,ncc 
arrival of the next value. The result is an output that is a stair- 25 with a predicted change so that the output signal is a smootEz 
step approximation of the continuous function. W i l e  this out- continuous analog signal. By utilizing an nth-order plynorai- 
put can be smoothed by conventional low-pass filters, such al, a more precise analog output is achieved. That is, prior art 
smoothing is generally undesirable because of the excessive digital-to-analog converters are limited by first order curve 
time lag which is introduced. Smoothing may also be effected fitting. The invention is not so limited. Irr addition. prior a n  
by reducing the step intervals. The step intervals are usually 35 digital-to-analog converters are limited by offset. gain inaccu- 
reduced by programming the digital computer to calculate, in racy, drift and electrical noise. These disdvmages we also 
addition to the sample quantity, a set of extrapolated quanti- overcome by this invention. The invention also oveircnmes the 
ties for the succeeding sample interval. Generally, a polynomi- disadvantages of prior art polynomial digital-to-analog con- 
a! fit to a number of preceding samples is used as the basis of 35 verters, because it does not require complex computations at a 
the calculation. The extrapolated quantities are transferred, in rate that overloads the computing means. 
order, to the converter at submultiples of the sample interval. It will be appreciated by those skilled in the art that the in- 
Under some circumstances, the level of smoothing provided vention can be utilized with a digital computer to convert tkme 
by a few extrapoIated points is acceptable. nowever, a rela- digital output data into analog data. In addition, the invention 
tively large number of extrapolation and date 45 is useful with any system that provides digital data, but needs 
transfers are required to obtain a high level of smoothing in andog data. Hence, the converter can be used with sinu!aCio:sr 
many situations. And, (often) the computational speed of the systems, process control systems, data plotting systcms, 
computer does pennit both the Simulation and the ex- some digitally driven machine tool opera~lion eonlro! systems. 
trapolation calculations within a sample interval that is con- 
sistent with the dynamics of the simulation. 45 BRIEF DESCRlPTlON OF THE DRAWINGS 
Another prior art apparatus involves the addition of an The foregoing objects and many of the attendant ad- 
analog computing circuit to the output of a digital-to-analog vantages of this invention will become more readily ap- 
converter to provide a continuous linear extrapolation of the preciated as the same becomes better understood by reference 
last two data samples. Extending this technique to higher- to the following detailed description when taken in ces~junc- 
order extrapolation requires a large number of analog com- 5O tion with the accompanying drawings wherein: 
puting elements. One disadvantage of this apparatus is that FIG. I is a block diagram of one embodiment of rate aug- 
any inaccuracies which exist in the smoothing circuit degrade mented digital-to-analog converter m d e  En accordance with 
the net conversion accuracy of the overall system for static as the invention; 
well as dynamic functions. In addition, the apparatus has the FIG. 2 is a timing diagram of the control sequence of certain 
operational disadvantage of requiring one or more individual 55 portions of the embodiment ofthe invention illustrated in FIG. 
adjustmene for each converted function when the sample in- 1; and 
terval is changed for different simulations. FIG. 3 is a block diagram of an alternative embdiment of a 
Therefore, it is an object of this invention to provide a new rate augmented digital-to-analog converter made in ac- 
and improved digital-to-analog converter. 60 cordance with the invention. 
It is another object of this invention to provide a new and 
improved digi~l-to-analog converter that is rate augmented. DESCRIPTION OF THE PREFEmED EMBODIMENT 
It is also an object of this invention to provide a rate aug- Prior to describing the illustrated embodirnerns of the in- 
mented digital-to-analog converter that provides a smooth vention, the following description of the approximation of a 
analog output for rapidly occurring function samples. 65 continuous function by linear extrapolation is provided. The 
It is a further object of this invention to provide a rate aug- approximation of a continuous function by Eincai- cxtrapola- 
mented digital-to-analog converter wherein data from prior tion is one of the features upon which the operation of tine in- 
function samples are used to predict the data change for a vention is based. 
present sample so that a smooth analog signal is provided. A time-varying function y ( t ) ,  described only by a. series of 
It is a still further object of this invention to provide a rate 70 function values at fixed time intervals of spacing T., may be ap- 
augmented digital-to-analog converter wherein data from proximated by a set of linear extrapolatior?s 
prior function samples are extrapolated by solving nth-order 
equations to provide a predicted change, and the predicted A Yk(t-t  k) 
. Y * ( L ) = Y ~ + ~  
change is added to a present sample on a continuous basis to 
provide a continuous analog output signal. 75 where: 
!( r ) is a cocdnuocs ftincrion of time, samples of which are ob- 
i:ainizd z: finite intervals 
I,,: i! is the extrapolated approximately of y ( t )  
Y(,is'khevisll;cofy(l) attI, 
AYj: is rhc total predicted change in the interval 1 ~ 2  t<tkil 
i is time in scc 
P, is the kme of kh sample 
'[is the sample interval, ~,+,t, 
'With r h ~ :  i x c i l p p : ~ ~ ~  of negligible quantbzation increments, 
th,: wut2u: i;i the ia:e augmented digihal-to-analog converter 
of This i"ivr:!:- iq I~~JSCI-ibed y equation ( I  ). The input data 
"rum the digi;n; 3:ii:::;:iater are Yk, the value of the function at 
:he 5 - m  ofthe intcr;zi, airad by,, the c,ilculated total change 
.,vex ~ h ;  inncrvzl. 
'The qsanrlty is a weighted summation of Y, and n 
yreceai.?g pi>mrs; that is, 
m e  totd predicted change in the sample interval AYK output 
of the vape reader and address decoder 39 is connected to the 
input of the B register 13. The B register also receives a ?B 
strobe signal derived from the tape recorder and address 
5 decoder 39. The tape reader and address decoder apparatus 
39 generates a fuaher strobe signal designated the "End of 
Block Signai" which is applied to one input of the 
sync"raonous controI1er 29. 
The output of the A register I1 is connected to the input of 
10 the transfer gates 17. The transfer gates I7 have a control 
input signal designated "transfer enable" derived from the 
synchronous controller 29. The output of the transfer gates I7 
is connected to the initial set input of the up/down counter 19, 
and the outputs of the upldown counter 19 stages are con- 
IS nected to the inputs ofthe DAC matrix 27. The output d t h e  
up/down counter 119 is dm connected to one input of the con- 
~,:j,,=c.,,'i'~,-4-cIYi~ - , + c ~ Y I , , + . . . + c , , Y ~ - , ~  ( 2 )  I ~ Q I  and overflow inhibitor 25. 
The outout of the B register 13 is connected to the i n ~ u ?  of
" 
V L t *  the C regnster 15 The C reglster receives a C strobe signal 
L I 'Ir "" we'ghtang coe'fic'en's of I 2 ,  fri?ri~ the synchson~us controller 29 The output of the C re- 
* 
I 2 
"" the extrnpo'at'on where ' glster 15 ns connected to the anput of the one's cornplementer 
refer 00 the present previous 21 ahe one's compjementer ha '6masntudefl and a 
, I ~ e b  j f ~ (  outputs The magnatucde output of the one's complemernter 21 
i 'n~iesr niLih"d " detemming the weigh'mg ? 5  1s c~rmecied to the input of the channel binarj rate mulliplier 
&i ae L J L  L\ rr esnqolatnon fornula is :o assume that Ylk, l 23 The Sign output of the one,s complementer 21 is con- 
w 5~ k extAlis*dn of the nth-xder plynorn~al whacta fit- nected to a second Input of the control m d  overflow naikab~tor 
. e KI~ccP,~c",~:~ Eowever, for second- and hrgher-order 25 ne output of the channel banaPy rate multnplaer dso 
JOiajhRSS*aii2 i hi: LC e!%cnents can sat~nllsfy enther of two cnteria 
connected to an anpuh of the control and overflow mhibator 3 m s  L- ie-ion )",:,at the temnal  value d the converter ex- 30 25 The control and overflow mhbitor 25 can generate one of 
~r-;sonai,aia be q u a i  to the predncted next kalue of the hnc- three output sngnals One output s~gnal is a pulse or count out- 
l i cs  T"i. cilt3e.r crateinon 1s that over the ~nterval T the average put s x p d ,  the second output s~gnal IS an up control sagnal, and iu"rzrenc. bekvveer the linear extraplalaon and the next seg- 
-11~nt o he Cried plynomid be zero These two types of ex- the third output sagnal as a down control srgnal Lines for these 
output signals ale a91 connected to control Inpu%s of the irapo2a~rons 3-e referred to as mannmum termrvd error and 35 up/down B9 
T* ,iln;.urn dva!age csror, respectively In either extrapolataon 
-- , L~efii:iaci~atb - re denved by solvnng the equations that result The pulse osc~llator 311 generates clock pulses pple output 
* oil1 the ( hoaca: or^  {be polynomnal and extraplataon cratehaon of pulse oscnllator 311 IS connected to a second Input of the 
And. ~ ~ r h e l  xtsapiolatlon can be used by the lnventlon as synchronous controller 29 and to an ~nput of the gate 33 An 
hi.rzrrdter debcrlbeaf anhlbat input of the gate 33 is connected to the synchronous 
i t  wilr ,e apprxrated from the foregoing bsaef descrlptaon of 40 cont"olier 29 output of the gate 33 Is connected to an 
trL cpoiouirn~~ o v  0.3; a continuous function by llnear ex- '"~"''f"esYs'emb"a~ 'a"mu"'~"e'35 'he ""Pt Qft" 
':- voia:aoij I lal n ~ ~ t  chmge of a function 1s one of a se- m""mal rat'o swatches Is also connected to the system blrnay 
r r ~ ,  or L C C L ~ O ~  charages whrch c m  be predicted The predlc- rate multlpller 35 The system binary rate multapliner a h  
-,- ,b baed c,n Pat (or values) of the function "ce'kes SWals from the synchronous controller 29 ' h e  out- 
"$;n6)6 "9 Jilo3wlng several p a t  ((dagltd) of the func- 45 put of the system b l n a ~  m u ) t ~ ~ 8 1 e r  Is lo a 
elon, t". n u t  -indnge can be predacted by solving equation f u f l h e n n ~ u t  of the channel bina~y rate multrplaer 23 The 
t,) 8y sldd~ng O1?e solutnon d equataon (2)  to Yk (prorated  el binary rate multlpller also receives a sl@al from the 
~ d - 7  tbc -me nierval), the solutnon to equataon (1)  as ob- s~nchronouscontroB'er29 
P, lped 8,164 18-2 ro!&on to quaelon ( 1 ) 1s the analog output From the descra~raon It wdl be a~~recnated by 
\ r g ~ d  pa l  :he digjml anput sapal cxatmg the p ~ & c t e d  50 ski'ied In the arr Ihat One of the prlinaV differences 
-h&qge it 3- 111 a?&o be apprec~ated that the solution to the between the rate augnnented di~hi-to-malog convener d the 
icc>regoi-y equJtaow is easily and rapidly accomplnshed by a and he prior a* Is Ihat the di@tal-to-mdog con- 
d ign~{  coanputmg apparatus verter (DAC) rnatnx 27 is driven by l o p  sagnals from a bn- 
"urn~ng now to a des~rlptron of the p r e f e ~ d  embdiments 55 n a y  upidown counter 19 rather than from a b u ~ e r  regster iin 
~i  he ,nventaoq llll~strated In FiG63.S. 1 and 3, the ernbodanaenn generd, at start of each smple mtervd, the up/down 
oTqe lnvent~on i8"lstrated In FIG 1 comprises a A regster Counter 19 is preset to the value of the functnon m e  counter 
1~ a B legate. 13 a c regnster 15; transfer gates 17, an PS then nncremented or decremented by the control m d  over- 
,e down ,ouaiaer 19, a complernenter 21, a channel bl- Plow nnhlbator at a hate which 1s detemined by the predncred 
u p 7 j  raze wcitlpl1er223, a control mind overflow inh~bltor 25, 60 change of the function during that smple ~ t e ~ ~  pre- 
J ~ ~ l ~ i - > ~ - ~ n d i o g  conveaer DAC matm 27, a spchronous dicted change ns the result of the solution, by the dagtal corn- 
ct,~tra;.~ici 29 a psise osciillator 31, a gate 33, a system binary puler, of an extrapolation fornula of the tme Reretofore 
-sr; m~itlpiner 35 and interval ram swrtches 37 The snput described In order to convert both positive and negatave func- 
S I ~ ~ J I  m ~ ~ e  for the embdament of the lnventnon dlustrated tlon values to analog voltags without uslng an mveang m- 
m FIG i s desrgilated as a tape reader and address decoder gg plrfies and a sign-control swatch, the mfomahon m the 
39, ~ilu~",atcd on the left of FIG I. Basically, the tape reader upidown counter must be in nuanericd complement form 
m d  arl ir~~ii  de-odcr is a source of data and extrsnpolated data rather than ln sngm-magnitude form Hence, because the em- 
pxnts o the type o b ~ i n e d  by the solut~on of the equatlons bodlment of the rnventlon dlustrated ln FIG 1 as deslgned for 
h~retolore descsabed~ Thns data ns converted by the apparatus the conversion of natural b~nary coded mformabon with nega- 
s i  tne linerrelosp slJusirated an FIG. 1 md herem descr~bed Into 70 t~ve  numbers elrpressed In two's complement form, the format 
m 1~240g OL:PUL syna8 of the predided-change data must be converted to snp-form, 
"he dsla sample output 4/1: of the tape reader and ddress withm the system, an order to control the counting operailon 
,it a d e s  39 2s- ~onraccted to the mput ofthe A regnster 11 As A Turning now to a more specific descnptlon of the operation 
\t:obe srgnal des-wed from the tape reader and address of the mventlon illustrated zn FIG I, as a tape block as read, 
d ~ c o d c ~  39 35 also connected lo the mpul of the A regseer 1 8  75 regsten A and B are loaded m sequence wiirh quantltnes & 
kc A fo  sYripbe the A sepster when 3% rnFut data IS present and AYk ',When the end of the tape block occurs, the conver- 
3,573,797 
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sion operation for that sample is started. The transfer gates 17 maximum values of AYk is not always mailable Blcwe~;er, a 
are enabled so that the up/down counter 19 can be set to the difference between successive samples ir: excess of 2,' results 
U, value which has been previously stored in the A register 11. in a predicted value for the next sample that is 08 scale. Wrh 
Simul~eously, the C register 15 is set to the AY, value which this knowledge, the sampling rate for any particular cocver- 
was previously stored in the register 13. The transfer gates 17 5 sion c a n ~ T i t e d  so as to prevent the occurrence of off scale 
are then disabled so that the up/down counter 19 can respond situations. 
to the pulse inputs which it receives from the control and over- It will be appreciated from the foregoing descadption of the 
flow inhibitor 25. operation of the embodiment of the invention illustrated i? 
Conversion of the AY, information from two's complement FIG. 1 that the invention provides an apparatus for converting 
to sign-magnitude form is necessary to provide the up/down lo digital data into analog data without the problems presented 
counter 19 with a count-up or a countdown control signal and by prior art systems. By augmenting digital ifunctions with pre- 
to develop a separate set of logical signals which determine dicted changes, a smooth continuous analog output signai is 
the rate at which the up/down counter is pulsed. The one's provided. 
complementer 21 performs a parallel one's complement to A timing diagram illustrating the general sequence af events 
sign-magnitude conversion. Although this conversion causes l 5  for the embodiment of the invention illustrated In FIG. 1 is ii- 
an error of the least significant bit (when negative numbers lustrated in FIG. 2. In general, the A strobe pulse occurs first 
are converted), its speed and simplicity far outweigh the dis- and digital function data is read into the A register. Then the 8 
advantage caused by this minor error. strobe pulse occurs and increment data is read into the 8 ac- 
The rate at which the upldown counter is pulsed is deter- 20 gister. Thereafter, the "end of block" puB:se occurs. When R ~ C  
mined by the output of the channel binary rate multiplier 23. end of block pulse occurs, the synchronous controilcr 
The channel binary rate multiplier's numerical multiplier generates a signal which transfers data in the A register 
input is the natural binary representation of the magnitude through the transfer gates into the up/dom countox; transfers 
hYk. Its multiplicand input is a pulse train of 2N/T pulses per data in the B register into the f2 register, and inbibits the clock 
second, where Tis the sample interval and N is the number of 25 pulses. After this occurs, the digital-to-and% ccnveaion 
stages. The number of stages N is related to the capacity of the takes place for that set of Y, and AY, sign& and tihe A and B 
overall system and may, for example, be 321L1 ). This value registers are filled with the next set of 1P;, and hYk signals. 
of N is related to the precision of the digital-to-analog conver- It will be appreciated by those skillecl in the art and others 
ters used. The output or product of the channel binary rate that the tape reader and address decoder 39 i;88~~trat~d on the 
multiplier is a pulse train of pulses per second. Con- 30 left side of the vertical dashed line of FIG. I can be replaced 
sequently, in a sample interval t ,<t<tk+,  the counter and, by a digital computer output. Pn addition, it :vill be ap- 
therefore, the digital-to-analog converter matrix 27 follow (in preciated that the portion of the system illustrated t~eneatb tdae 
one bit increment) equation ( 1 ). horizontal dashed line of FIG. 1 can be utilized to control a 
Under certain circumstances, the numerical sum of the pre- plurality of read out channels. The embdiment efthe invcw- 
dicted change AY, and of the actual function value Yk may ex- 35 tion illustrated in FIG. 3 and hereinafier described illustrates 
ceed the range of the counter. A counter overflow (which these changes. More specifically, the embodimcnl of the in- 
would result in a sign reversal and, hence, an error), is vention illustrated in FIG. 3 is a single chamnet system, with 
prevented by the control and overflow inhibitor portion of the means for controlling a plurality of channels. In addikn, the 
invention. The control and overflow inhibitor 25 tests the embodiment of the invention illustrated in FIG. 3 is suitable 
status of the counter and inhibits the count-up or the count- 40 for direct attachment to a computer to receive contso! sigrtals 
down control signal when the counter reaches plus or minus and signals representing Yk and AYk. 
full scale, respectively. The embodiment of the invention illustrated in F1G. 3 ccum- 
The pulse source for the channel binary rate multiplier 23 is prises: an address decoder 41; a one's complementer 43; ail A 
the output of the system binary rate multiplier 25. The pulse register 45; a B register 47; transfer gates 49; an up/doau 
input to the system binary rate multiplier is a clock pulse train 45 counter 51; a DAC matrix 53, a C registea 55; a control and 
from the pulse oscillator 31 through the gate 33, For example, overflow inhibitor 57; a channel binary rats; selector-cnmbin@~ 
the pulse train may be at 1 MHz. In any particular system in- 59; a pulse oscillator 61; a synchronous controller 63; a gate 
corporating the invention, the frequency of the pulse train is 65; a binary rate multiplier 67; an interval ratio register 69; a 
determined by the maximum operating frequency of the logic binary rate generator 71, and digital amplifiers 73. 
elements. For scaling purposes this frequency is defined as the 50 The address decoder 41 and the one's cornplementer 43 are 
ratio of the converter half-range (ZN) to a minimum sampling connected through a computer interface (not sklowa) to a 
interval designated Tmi,. The system binary rate multiplier digital computer (also not shown) so as to receive digital 
input is the ratio of T,, to the sampling interval T which is signals representing Y, and AYk and control or strobe signals. 
used for a given conversion. Hence, the output of the system 55 The output from the one's complementer contains the Y, the 
binary rate multiplier is a pulse train at the rate of 2N/T PPS, AYk and the T,,,/T signals, as well as data (Y, and AY,) 
which is the required channel binary rate multiplier input. signals for other channels (not shown). The Yk signal is ap- 
In the embodiment of the invention illushated in FIG. 1, T is plied to the A register 45, the AU, signal is applied to the B re- 
the measured interval between the reading of successive tape gister 47, and the T,,,JT signal is applied to the interval satio 
blocks and the binary code for Tmi,JT is determined by the 60 register 69. 
setting of the interval ratio switches 37. In an embodiment of The address decoder 41 generally provides timing signals 
the invention wherein the converter illustrated in FIG. 1 is for controlling the application of data to the warEo~rs registers. 
directly connected to the output of a digital computer, T is the Specifically, strobe signals from the address decoder arc ap- 
iteration interval of a particular digital computer simulation plied to the A register 45, the B register 47, and the intea~ai 
program and the interval ratio switches are replaced by a re- 65 ratio register 69. In addition, the address decoder 41 appiics a 
gister which is set to T,,,/T by the computer at the start of the control signal to the one's complemesrter 43 and to the 
simulation. synchronous controller 63. Strobe signals for the registers of 
For a given maximum pulse oscillator frequency, the value other data channels (not shown) also originate at the address 
of T, is determined by the choice of the converter half-range decoder 41. 
scaling constant (ZN) which is used to define the frequency as 70 The output of the A register is connected to the input d the 
a binary rate multiplier multiplicand. The value of this con- transfer gates 49. The output of the transfer gates 49 is con- 
stant is limited by its additional use in the fractional represen- nected to the input of the up/dom counter 51. The output of 
tation of AY,. In this use, the constant cannot be less than the the up/down counter is connectEd to the input of the DAC 
maximum value of AY, for a particular simulation problem. matrix 53 and to the input of the control and overflow inhibi- 
Considering all possible problems, the foreknowledge of the 75 tor 57. The output from the B register 47 is connected to the 
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n p i t  oCiha C rcgns t a 55 The C regaster has "sagn" and "mag- prlor art dagiual-to-analog conveaers That is, the Inventnow 
nvtude o d p ~ t  s gndls rhe magnatude output sign of the 6: re- provides a continuously changlng analog functron detemnned 
gsaacr 5.5 5, con ?ccred 10 the nnput of the channel bnnary rate by a predicted rate of change wh~ch 1s determaned by the solu- 
a21-~ar"" ~o---&n~i 1 tie sign output s~gnal of the C rega\ter is tion of an extrapdated equatnon The equatron 1s not as corn- 
csanet te~i  ro an mout of the control and overflow ink~bitor 5 plex as prror art pdlynornlal equaltons, hence, tt can be easily 
57 Ti-c \, IIL~~TOX~LE~S control63 provades a C strobe signal to and rapadly soived by the dngatal computer prov~dnng the 
s?t G r-gr-~ier 55 ard  a transfer enable signal to the transfer dngnt,tl data The $Yic ereuftnng from the computatnon is corn- 
ga.IL? $@ to Lonsrsn the C regrstea and the transfer gate\, btned with the V,  data representing the funcanon to provlde a 
:""O&LL\ 14 
"" 
contrnuousl) (as opposed to step) changrng output srgnal 
1 z , r C, ge ieidbks s series of dock pulses lo l c lam 
x\h i 1 I-- 1.i:~ e~ 1~ .ynchronc~us control 63 and to the 1 A rate augmented dtgntal-to-analog convener comprrsang 
82 e 65 1 L g.k ii? a l a 1  .nhr,st anput coranected to the output a tiria regaster for registerang digital funcmon data, 
c+ ibe s, i?,j7ron u., ia~ntiuller 63 The output of tire gate 65 e \  a s e ~ o n d  regesrer for regnstenng predicted da~taii function 
c o l  3 2 ~ ~ ~ ~ 3  t ~ )  :hi: pipu( d l  the banairy rate rnultaplaer 67 The $1- data changes, 
0 ,- r?tl 1-1 I Y I ~ ~ I C T  it& a second anput connected to the reset uplaown c o ~ n t e r  means controllable to count up and count 
ourpur '1C 2 1: iya,Rronous conerodier 63 and a third input con- down 1.9 accorddnce wlth input sngn-ls connected to said 
,i-,+asd tij +LC .~_lap~t  of the interbal ratro regnster 69 The out- first and second regnsters to count up and count down the 
out ,t ~ C L  13 -2 y rate muPt~pleea 67 ns connected to the input of nnprlt from sand first regaster nn dscordance wrth the sngnal 
dir, elnrta $c &ti-~~;~ttor 71 f i e  btnany rate generator 71 h ~ ?  2o iioaa s a d  second regnster, 
I - L J  h d ~ b  ~6 irom the syaacbronous controller 63 transfer mcam connected between s a d  first regisler and 
1 - o, * 7 ~ t  3% L o,nary rate generator 31 1s connected to the band upidowrr counter for transferrang dng~hi functaon 
ini;uc , .#. c l~pr r~ l  anlphfiers '73 The outputs of the drgnul data diem s a d  firs1 segrster to s a d  up/down counter, 
dn>dalie-\ 73 j p . ~  vrlected to the channel bnnary rate 5e le~  a eh,rd regastei cwnected to sand second regnster for rednng 
13) oirol-ert 59 31 the ~anoens c h m d s  25 out tae prearctcd dagnhal functaon data changes m sand 
r t  b- ~f '1 rXw c ilbo01~?1eblt 01 the nnventnon t18usticiuit3 second segrster, 
1: 3 w i  I 611 in hr same nunner ds the embdnn-sent illus- ccnteoi means connected to saad transfer means and s a d  
rr,attd i 1 .iac! heretofore descrnbed However, an the thi:d register for cont~olhng the transfer of data from sand 
,11irfid-~7 11' i 4 L n t d  hn F1G 2 ,  cost reduct~on for 3 mul Lrsa legaster to salci upldown counter means and the 
i ~ I - m - t i  .,y 1 . 3  1s rd'fected by the invention by the relocation 30 txmsfer of data from sand second regaster to the thrd  re 
(~<~fl~aai l igr~ f~nztlons 50 that they can serve a plurality of gaster, 
ci-mneis "L;oxdnnglg, the one's cornpiernenter ns loc,qed so a channel bnnary rate multipiner having a first naaput con- 
t h ~ r  ail d l  a p-rssei ahrough at the iaata is addressed to the in- nected to s a d  control means and a second Input con- 
dl toniertes t ilannels Spectfically, because the A and B nected to 5aad thsrd register, 
171 s i r  i . e g ~ ~ t ~ r s  of e -ich channel m,sy be considered to be inde- 35 a control and ( n e d o w  nnhabrtor having a first nnput con- 
wnden toi  ~ddress-c p u ~ o w s ,  an even addees can be as- nected to the output of said upidown counter, a second 
4'1ped &L a the bJ rzgmits'rs so that a snngle one's comple- input connected to an output of said third register, m d  a 
-.,enter can wv,ce ~ ~ l l  channels by addang to it the BogacaE ele- thard nnpul connected to the output of sand channel bnnary 
-s~,ts LCL SZG L J  &sure that only data addressed to even rate multnplner, and havang its outputs connected to the 
a i  ,xibc.ed rtgaa'en a<, coanpAen~ersted 40 control and pulse anputs of sard up/down counter so as to ;. 2 s,gi,- ragnttude a~iihrnetlc format ns used by the com- be able to change the count ;in s a d  upidown counter, and 
c ~ + e r  IS i s  r c c ~ a r y  to convert the format of the Il,daca wknle dagiQl-to-analog coraverter means connected to the output 
~LabIUlg ~ f l ~ r t 2 r e d  t 16AYk date If the invention as used In such of said upidown counter means for convea~ng the output 
LLV erb rcrment, the format conversaon 1s merely inverted from sand upldown counter means tnto an analog sngnal 
a c , slga;-T,kgs","tcrde one's complement) and the address lognc 45 2 A rate augmented dngntal-to-analog converter as clanrned 
gs changed rtl m s ~ r c  .hat the Yt data ns converted in c lam 1 wherenn sand thnrd regester 1s connected to a one's 
4 : l i ~be r  CUS~ reduction for a multichannel system is complernenter, bard one's complementet: havlng a slgn output 
ae%~eve? is./ t e ? ~  enbd lmen t  of the nnventnon nllustrated ~n and a magnitude output, sand sngn output connected to 
3;:G 3 by seoaraulag ?he functnons of the channcl bnnary rate 50 input of said control md overflow ~nhtbator and said mag- 
-rL~3tapl cr ~ ~ I U S L P ~ ? C ~  an FIG 1 into a bjnary rate generator and nltude output connected to an input of said chan~;eP bnnaay 
2 -hzrnnea ba la.ry rate selector-combsner Spcificalfy, the bl- rate multiplaer 
ray *d~e  pereratot IS now located so that ~t sewes dl ch'mnels 3 A r a e  augmented dig]&\-to-analog converter as daamed 
1.1 h.s~lt,ch~~nnelJ system 1% output IS a parallel set of pulse rn c lam 2 wherein s a d  control mems comprises 
ssann.; at {be rates of 2'/2T, ZNi4T, 2'DN T pps 55  a synchronous controlier connected so as to receive a con- 
Tile* p i i t  7"""s are transmladed through dngatal amplnfiers to urol signal at a first ~npuh, 
ali ckiumeis aalc each channel has a bnnary sate selector-corn- said synchronous controller having outputs connected ro 
b1rit.r wP-is* output IS a sangle pulse tram For a pafiicvlar s a d  awnsfer means, s a d  thnrd register and sad channel 
c"m~se1 tne b ) ~ l i ~  rale an p p  us A"j-, for the channel, dlv~ded by binary rate mealtaplner, 
P- 
I 60 a pulse oscallaor havang an output connected to a second 
In aacaiiora, i iG 3 nllustrates an interval ratro register whach input of s a d  synchronous contfoller, 
1s uwc, o ,"-nge the time scalmng whenever the samulatlon a gate kavnng a stgnal anput connected to the output of said 
~ r o g - ~ ~  1s changed The substntutnon of an nnterval ratlo re- pulse oscillator and nnhlbit mput connected to an output 
g ster r t ena l  rainos when she system 1s dnrecely connected of sand synchronous controller, 
to a cinlputea laas been prev~ously dnscumd In gener'll, the 65 a system banary rate multnplner havnng a first input con- 
Ra,tlo? l,,,,/T, f80r each problem, rs transferred frorn the nected to the output of s a d  gale and a second lwput con- 
-orapdtti 13 the regnster as pa0 of the nnntaalizang routine of nected to the output of sand synchronous controller and 
the d~ynrn! sa~ndiahon program n e  interval raho register an output connected to sard channel banary rate multipln- 
owrates on the sqstem clock frequency, hence, tnrne scalnng er, and 
for dl channels us set snmul~neously 70 interval ratio swatches having an output connected to a ehard 
11 wall 1-e apprecaated by those skilled nn the art and others ~nput  of s a d  system blnary rate muEt~pBter 
zhat the Inventlola provades a rather uncomplacated system for 4 A rate augmented dlgntal-to-analog converter as cla~med 
~ro%,,d~ng da atsl-to-mdog conversion funclnon $he system 1s in claim 3 includnng means for connectnng the date outputs of 
rate a~gnnrnted SO that a consnderably smwsoPher and more ac- a tape reader and address decoded to the dare mputs of sard 
 rate $~lt.Ag OU:FJUL slgnal rs generated than rs genemted by 75 first and second registers and the control outputs of said tape 
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reader and address decoder to the ~on t ro l  ~nptl'rs of s a d  first synchronous controller, 
and second regrster and the controE Input 9f saad synchronocis A gate having a slgnal input connectdd to the output uf .a, 1 
co~llmlle: pulse osc~lldtor and an ~nhnbrt input connected to an out 
5 A rate augmented dngttal-to-analog convcrtei J., clsameiii put of s a d  synchronous controller, 
In clalnr 1 in~ludlng a channel blnary rdte selti.tor-comhlner 5 a binary rate muEtlpIler having a signal, lnprit co anei+,J 10 
one Input ~ o m e c t e d  Lo a magmtude output of sard rcg!Lter the output of sald gate and a reset snsur ci~nnected to &- 
and an output connected tar, said conesol and overflow rrjhrbg ornrput of s a d  synchronous controlier, 
tor, =ad zhrsd revsder havsny: d sign output LOs:RCCti?L dnrectly an rate ratlo register having an lqpk t ~ ( ~ n n e ~ < e d  i ; ~  
to sand control dnd overflow ~nhibsror, sard channel bmary rate an output of s a ~ d  one's complementet and cent101 mput 
selector and comb~ner having a plsralaey of ~nputs cilnnected 19 connected to an ofsald address decoder, 
to predeternsnned outputs of said ~osrtrol means an output connected to an anput e" %a d hlriig) rat: 791 6 A rate augra~cmted 31ggtdl bo-ar~dlog Lonven tcr n b  ~ t ~ i ~ n i e d  t~plier, 
sn clam? 5 ~n~Judlng 
c@ ti> d i a banary rate generator having a re%d Input coanec t- 
one's compltnenit-r for rLLt:rl ang d a e  dnd for applyeng it to output of s a d  synchronous conboller and J srgnal enprr~ 
said first .ad se 04 r egn5teis dnd l 5  connected to the output of s a d  b~raarq sdre muStpleer and 
'' rece'vang data and a a set of d l g l ~ l  amplifiers havlng anputs Lonnecied fro o.j;tput\ 
plurality of eii;,ine,l outputs ~onnected to satd one's corn- 
of s a ~ d  b~nary rate generator and sutpttts conne~rca Ipiernenter, said inrut aficl second regnater, and \and control 
sald channel binary rate selector-cc rnoqalz 
means 
7 A rate alxgmenicd drgnt,iI-to-anal ,g conierter as cl'iimed 20 8 A rate augmented dig~tal-to-anaiog coavc rt-~cr as c, ax I e 
in c lam 4 whcran bald xonarol means conlgn~es In claim 7 uherenn sand predicted dngltai funct icr~ daPd c h m ~ c  
a synchrollovs conlrolicr a, control are determined the of a P ~ ~ ~ ~ ~ ~ ~ ~ ~ ' ~ ' ~  e c ~ 6  lo' 
oUtpuLPt of said d e c d e e  and havnng an wh~ch equat~on results from d a b  ~ C F E - J ~ ~  t i n r  v,$i or OE&ILI r 
convlecred to ssrd transf~r nesns and s a d  ahlid register, function data 
a pulse oscillator having an output connected -to said 25 
